linux-xiaomi-chiron/Documentation/devicetree/bindings
Murali Karicheri 350601b4f7 soc: ti: K2G: enhancement to support QMSS in K2G NAVSS
Navigator Subsystem (NAVSS) available on K2G SoC has a cut down
version of QMSS with less number of queues, internal linking ram
with lesser number of buffers etc.  It doesn't have status and
explicit push register space as in QMSS available on other K2 SoCs.
So define reg indices specific to QMSS on K2G. This patch introduces
"ti,66ak2g-navss-qm" compatibility to identify QMSS on K2G NAVSS
and to customize the dts handling code. Per Device manual,
descriptors with index less than or equal to regions0_size is in region 0
in the case of K2 QMSS where as for QMSS on K2G, descriptors with index
less than regions0_size is in region 0. So update the size accordingly in
the regions0_size bits of the linking ram size 0 register.

Signed-off-by: Murali Karicheri <m-karicheri2@ti.com>
Signed-off-by: WingMan Kwok <w-kwok2@ti.com>
Reviewed-by: Rob Herring <robh@kernel.org>
Signed-off-by: David S. Miller <davem@davemloft.net>
2018-04-18 21:00:56 -04:00
..
arc
arm
ata
auxdisplay
board
bus
c6x
clock
connector
cpufreq
crypto
devfreq
display
dma
edac
eeprom
extcon
firmware
fpga
fsi
fuse
goldfish
gpio
gpu
h8300
hsi
hwlock
hwmon
i2c
iio
infiniband
input
interrupt-controller
iommu
ipmi
leds
lpddr2
mailbox
media
memory-controllers
mfd
mips
misc
mmc
mtd
mux
nds32
net
nios2
nvmem
openrisc/opencores
opp
pci
perf
phy
pinctrl
pmem
power
powerpc
pps
ptp
pwm
regmap
regulator
remoteproc
reserved-memory
reset
riscv
rng
rtc
scsi
security/tpm
serial
serio
siox
slimbus
soc soc: ti: K2G: enhancement to support QMSS in K2G NAVSS 2018-04-18 21:00:56 -04:00
sound
spi
spmi
sram
staging/iio/adc
thermal
timer
ufs
usb
virtio
w1
watchdog
x86
xillybus
ABI.txt
chosen.txt
common-properties.txt
graph.txt
jailhouse.txt
marvell.txt
numa.txt
property-units.txt
resource-names.txt
sparc_sun_oracle_rng.txt
submitting-patches.txt
trivial-devices.txt
unittest.txt
vendor-prefixes.txt
xilinx.txt