linux-xiaomi-chiron/Documentation/devicetree
Rafael J. Wysocki b2111a01dc Update devfreq next for v5.20
Detailed description for this pull request:
 1. Add new Mediatek CCI (Cache Coherent Interconnect) devfreq driver
 - Add new MediaTek Cache Coherent Interconnect (CCI) devfreq drviver
   which supports the dynamic voltage and clock scaling.
   This driver uses the passive devfreq governor to get target frequencies
   and adjust voltages because it depends on MediaTek cpu frequency
   driver. In MT8183 and MT8186, the MediaTek CCI is supplied
   by the same regulators with the little core CPUs.
 
 2. Update the devfreq drivers
 - Convert the Samsung Exynos SoC Bus bindings to DT schema of exynos-bus.c
 
 - Remove kernel-doc warnings by adding the description for unused
   fucntio parameters on devfreq core.
 
 - Use NULL to pass a null pointer rather than zero according to function
   propotype on imx-bus.c
 
 - Print error message instead of error interger value on tegra30-devfreq.c
 -----BEGIN PGP SIGNATURE-----
 
 iQJKBAABCgA0FiEEsSpuqBtbWtRe4rLGnM3fLN7rz1MFAmLQ2LAWHGN3MDAuY2hv
 aUBzYW1zdW5nLmNvbQAKCRCczd8s3uvPUw2hD/0VmIZ7xZJxE9nXmA2OBMTLhUpK
 u5WfMedgTS35dTGAKbY5CvmHSmN6p9dmWXmqXxh7ylw1LIlpv2wPANAfZOjSyDVd
 Zc+iHUqpb8oCXwPbsJcrMujpBbONRZcgE6l1GF5CMBKECx915TSybOl/k939HQjx
 DwZmLIHHjmRZtloRodxDGoEykNVUm3HHVt2BEwpNDO/T653BK4YY6kHMIP8/cEdb
 LL/G/4VYNGQoUslkQoCAoDcN4UnpWe6YvV70+Al3pAq93JruOWYJXtsSPWf1F+4O
 TeX2GPN2OPYZBbYEJ6I8iplYkAAeoPwZrsNLyroBtraVTs1afL0FQbkpjE0pJou8
 geT6cnQaDa+X5pLNNrzX5ZGWhi3UU/dEmr7sz4aY+Ijzd9FLWWuxHtFxLp1Y43TP
 EGNC8vEgEhSYafeaqjouqTL7ORlkpNSC7+z/Ck/5pZizgqhPiS9V4nCDK+kCQe7K
 3j/HTjvFw7wCeqnhR7nYVBjbHN+B4/s5M/HayMuag0u/DBnIgutpti7qhMTUmnEs
 h8o46I69NYhs3aRURv2Ah24krnY/VvmZSWOM0ZF6+BsF/QhCWXXoBX+71PuNZlHx
 syhdc2VgAcQLt/CUB+ODeGn3nFVjX96S8SN8VWaT5C6MZwbBGDJu+vLuni2a13TZ
 WEy/63hDY0Dx9MQj+g==
 =IXt4
 -----END PGP SIGNATURE-----

Merge tag 'devfreq-next-for-5.20' of git://git.kernel.org/pub/scm/linux/kernel/git/chanwoo/linux

Pull devfreq updates for v5.20 from Chanwoo Choi:

"1. Add new Mediatek CCI (Cache Coherent Interconnect) devfreq driver

    - Add new MediaTek Cache Coherent Interconnect (CCI) devfreq drviver
      which supports the dynamic voltage and clock scaling.

      This driver uses the passive devfreq governor to get target
      frequencies and adjust voltages because it depends on MediaTek
      CPU frequency driver. In MT8183 and MT8186, the MediaTek CCI is
      supplied by the same regulators with the little core CPUs.

 2. Update devfreq drivers

    - Convert the Samsung Exynos SoC Bus bindings to DT schema of
      exynos-bus.c.

    - Remove kernel-doc warnings by adding the description for unused
      fucntion parameters on devfreq core.

    - Use NULL to pass a null pointer rather than zero according to
      function propotype on imx-bus.c.

    - Print error message instead of error interger value on
      tegra30-devfreq.c."

* tag 'devfreq-next-for-5.20' of git://git.kernel.org/pub/scm/linux/kernel/git/chanwoo/linux:
  PM / devfreq: tegra30: Add error message for devm_devfreq_add_device()
  PM / devfreq: imx-bus: use NULL to pass a null pointer rather than zero
  PM / devfreq: shut up kernel-doc warnings
  dt-bindings: interconnect: samsung,exynos-bus: convert to dtschema
  PM / devfreq: mediatek: Introduce MediaTek CCI devfreq driver
  dt-bindings: interconnect: Add MediaTek CCI dt-bindings
2022-07-18 20:33:26 +02:00
..
bindings Update devfreq next for v5.20 2022-07-18 20:33:26 +02:00
changesets.rst
dynamic-resolution-notes.rst
index.rst
kernel-api.rst
of_unittest.rst of: unittest: add program to process EXPECT messages 2022-02-28 15:20:32 -06:00
overlay-notes.rst of: overlay: rework overlay apply and remove kfree()s 2022-04-25 10:56:11 -05:00
usage-model.rst