ARM: dts: mmp3: Fix the CCIC interrupts
A copy & paste oversight from MMP2; camera interrupts are handled via a multiplexer on MMP3. Signed-off-by: Lubomir Rintel <lkundrak@v3.sk> Link: https://lore.kernel.org/r/20210121034130.1381872-13-lkundrak@v3.sk' Signed-off-by: Arnd Bergmann <arnd@arndb.de>
This commit is contained in:
parent
0561cba77c
commit
fff3421007
1 changed files with 4 additions and 2 deletions
|
|
@ -293,7 +293,8 @@
|
|||
camera0: camera@d420a000 {
|
||||
compatible = "marvell,mmp2-ccic";
|
||||
reg = <0xd420a000 0x800>;
|
||||
interrupts = <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupts = <1>;
|
||||
interrupt-parent = <&ci_mux>;
|
||||
clocks = <&soc_clocks MMP2_CLK_CCIC0>;
|
||||
clock-names = "axi";
|
||||
power-domains = <&soc_clocks MMP3_POWER_DOMAIN_CAMERA>;
|
||||
|
|
@ -305,7 +306,8 @@
|
|||
camera1: camera@d420a800 {
|
||||
compatible = "marvell,mmp2-ccic";
|
||||
reg = <0xd420a800 0x800>;
|
||||
interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupts = <2>;
|
||||
interrupt-parent = <&ci_mux>;
|
||||
clocks = <&soc_clocks MMP2_CLK_CCIC1>;
|
||||
clock-names = "axi";
|
||||
power-domains = <&soc_clocks MMP3_POWER_DOMAIN_CAMERA>;
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue