msm:disp:dpu1: Fix core clk rate in display driver
Fix max core clk rate during dt parsing in display driver. Signed-off-by: Shubhashree Dhar <dhar@codeaurora.org> Signed-off-by: Rob Clark <robdclark@chromium.org>
This commit is contained in:
parent
b75ab05a34
commit
fea2d7d98e
1 changed files with 1 additions and 0 deletions
|
|
@ -175,6 +175,7 @@ int msm_dss_parse_clock(struct platform_device *pdev,
|
|||
continue;
|
||||
mp->clk_config[i].rate = rate;
|
||||
mp->clk_config[i].type = DSS_CLK_PCLK;
|
||||
mp->clk_config[i].max_rate = rate;
|
||||
}
|
||||
|
||||
mp->num_clk = num_clk;
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue