spi: Support for DTR ops
-----BEGIN PGP SIGNATURE----- iQFHBAABCgAxFiEEreZoqmdXGLWf4p/qJNaLcl1Uh9AFAl8OBOETHGJyb29uaWVA a2VybmVsLm9yZwAKCRAk1otyXVSH0LKSB/4nc2AYQ6emDJ6NHK2o79bDSWZdmV0d itX+3WxpjN65MnCnxtMUlUBeFdRSoo6CZW55xlGm9vHUkvYTHsOXoi+J3jqKpqik tVHsYmw5t4+wYcUi3WnqgOPQ36nrq7K6KrG4PMXdORcknFVyD1MktYNV9tBjZf4Y C6eZqBEHQQdlkwHaxGzMPAbXGOrGmPjFZovyUjKu3xJy163nj/gdYv2tii//nnHL 3xgxNQ5Jctgy3g8Emdzkyvdi5dxDNzvz+2nihCwSH3/TdZhDbdPBQtuttD4rmd3X KrNyL9T5UBEryo8Y/aFJfqtPApJbA6+PvYAFoew01wBoJxzSSf6DW4yQ =5yVw -----END PGP SIGNATURE----- Merge tag 'spi-mem-dtr' into spi-nor/next spi: Support for DTR ops Merge the SPIMEM DTR bits in spi-nor/next so that we can continue the development on top of them.
This commit is contained in:
commit
fb249e1007
6 changed files with 45 additions and 15 deletions
|
|
@ -17,6 +17,7 @@
|
|||
{ \
|
||||
.buswidth = __buswidth, \
|
||||
.opcode = __opcode, \
|
||||
.nbytes = 1, \
|
||||
}
|
||||
|
||||
#define SPI_MEM_OP_ADDR(__nbytes, __val, __buswidth) \
|
||||
|
|
@ -69,11 +70,15 @@ enum spi_mem_data_dir {
|
|||
|
||||
/**
|
||||
* struct spi_mem_op - describes a SPI memory operation
|
||||
* @cmd.nbytes: number of opcode bytes (only 1 or 2 are valid). The opcode is
|
||||
* sent MSB-first.
|
||||
* @cmd.buswidth: number of IO lines used to transmit the command
|
||||
* @cmd.opcode: operation opcode
|
||||
* @cmd.dtr: whether the command opcode should be sent in DTR mode or not
|
||||
* @addr.nbytes: number of address bytes to send. Can be zero if the operation
|
||||
* does not need to send an address
|
||||
* @addr.buswidth: number of IO lines used to transmit the address cycles
|
||||
* @addr.dtr: whether the address should be sent in DTR mode or not
|
||||
* @addr.val: address value. This value is always sent MSB first on the bus.
|
||||
* Note that only @addr.nbytes are taken into account in this
|
||||
* address value, so users should make sure the value fits in the
|
||||
|
|
@ -81,7 +86,9 @@ enum spi_mem_data_dir {
|
|||
* @dummy.nbytes: number of dummy bytes to send after an opcode or address. Can
|
||||
* be zero if the operation does not require dummy bytes
|
||||
* @dummy.buswidth: number of IO lanes used to transmit the dummy bytes
|
||||
* @dummy.dtr: whether the dummy bytes should be sent in DTR mode or not
|
||||
* @data.buswidth: number of IO lanes used to send/receive the data
|
||||
* @data.dtr: whether the data should be sent in DTR mode or not
|
||||
* @data.dir: direction of the transfer
|
||||
* @data.nbytes: number of data bytes to send/receive. Can be zero if the
|
||||
* operation does not involve transferring data
|
||||
|
|
@ -90,23 +97,28 @@ enum spi_mem_data_dir {
|
|||
*/
|
||||
struct spi_mem_op {
|
||||
struct {
|
||||
u8 nbytes;
|
||||
u8 buswidth;
|
||||
u8 opcode;
|
||||
u8 dtr : 1;
|
||||
u16 opcode;
|
||||
} cmd;
|
||||
|
||||
struct {
|
||||
u8 nbytes;
|
||||
u8 buswidth;
|
||||
u8 dtr : 1;
|
||||
u64 val;
|
||||
} addr;
|
||||
|
||||
struct {
|
||||
u8 nbytes;
|
||||
u8 buswidth;
|
||||
u8 dtr : 1;
|
||||
} dummy;
|
||||
|
||||
struct {
|
||||
u8 buswidth;
|
||||
u8 dtr : 1;
|
||||
enum spi_mem_data_dir dir;
|
||||
unsigned int nbytes;
|
||||
union {
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue