kybaaz/linux-xiaomi-chiron
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

arm64: dts: mediatek: Add MediaTek CCI node for MT8183

Browse source 
Add MediaTek CCI devfreq node for MT8183.

Signed-off-by: Andrew-sh.Cheng <andrew-sh.cheng@mediatek.com>
Signed-off-by: Rex-BC Chen <rex-bc.chen@mediatek.com>
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Link: https://lore.kernel.org/r/20220516111130.13325-3-rex-bc.chen@mediatek.com
Signed-off-by: Matthias Brugger <matthias.bgg@gmail.com>
This commit is contained in:
Rex-BC Chen 2022-05-16 19:11:29 +08:00 • committed by Matthias Brugger
parent 95eacb24f3
commit f3ceebeb0c
3 changed files with 16 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

4
arch/arm64/boot/dts/mediatek/mt8183-evb.dts
View file

@ -412,6 +412,10 @@
};
&cci {
proc-supply = <&mt6358_vproc12_reg>;
};
&cpu0 {
proc-supply = <&mt6358_vproc12_reg>;
};

4
arch/arm64/boot/dts/mediatek/mt8183-kukui.dtsi
View file

@ -230,6 +230,10 @@
status = "okay";
};
&cci {
proc-supply = <&mt6358_vproc12_reg>;
};
&cpu0 {
proc-supply = <&mt6358_vproc12_reg>;
};

8
arch/arm64/boot/dts/mediatek/mt8183.dtsi
View file

@ -280,6 +280,14 @@
};
};
cci: cci {
compatible = "mediatek,mt8183-cci";
clocks = <&mcucfg CLK_MCU_BUS_SEL>,
<&topckgen CLK_TOP_ARMPLL_DIV_PLL1>;
clock-names = "cci", "intermediate";
operating-points-v2 = <&cci_opp>;
};
cpus {
#address-cells = <1>;
#size-cells = <0>;