bcma: define ChipCommon B MII registers
We don't have access to datasheets to document all the bits but we can name these registers at least. Signed-off-by: Rafał Miłecki <zajec5@gmail.com> Signed-off-by: Kalle Valo <kvalo@codeaurora.org>
This commit is contained in:
parent
cf8c581a00
commit
cc2d1de06f
2 changed files with 8 additions and 4 deletions
|
|
@ -504,6 +504,9 @@
|
|||
#define BCMA_CC_PMU1_PLL0_PC2_NDIV_INT_MASK 0x1ff00000
|
||||
#define BCMA_CC_PMU1_PLL0_PC2_NDIV_INT_SHIFT 20
|
||||
|
||||
#define BCMA_CCB_MII_MNG_CTL 0x0000
|
||||
#define BCMA_CCB_MII_MNG_CMD_DATA 0x0004
|
||||
|
||||
/* BCM4331 ChipControl numbers. */
|
||||
#define BCMA_CHIPCTL_4331_BT_COEXIST BIT(0) /* 0 disable */
|
||||
#define BCMA_CHIPCTL_4331_SECI BIT(1) /* 0 SECI is disabled (JATG functional) */
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue