drm/amd/display: add chip revision to DCN32
[Why & How] Add GC_11_0_3_A0 as a chip revision to the DCN32 family Reviewed-by: Rodrigo Siqueira <Rodrigo.Siqueira@amd.com> Acked-by: Brian Chang <Brian.Chang@amd.com> Signed-off-by: Samson Tam <samson.tam@amd.com> Tested-by: Daniel Wheeler <daniel.wheeler@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
parent
5544a7b5a0
commit
ca01eba4e5
1 changed files with 3 additions and 1 deletions
|
|
@ -247,10 +247,12 @@ enum {
|
|||
#define AMDGPU_FAMILY_GC_11_0_1 148
|
||||
#define GC_11_0_0_A0 0x1
|
||||
#define GC_11_0_2_A0 0x10
|
||||
#define GC_11_0_3_A0 0x20
|
||||
#define GC_11_UNKNOWN 0xFF
|
||||
|
||||
#define ASICREV_IS_GC_11_0_0(eChipRev) (eChipRev < GC_11_0_2_A0)
|
||||
#define ASICREV_IS_GC_11_0_2(eChipRev) (eChipRev >= GC_11_0_2_A0 && eChipRev < GC_11_UNKNOWN)
|
||||
#define ASICREV_IS_GC_11_0_2(eChipRev) (eChipRev >= GC_11_0_2_A0 && eChipRev < GC_11_0_3_A0)
|
||||
#define ASICREV_IS_GC_11_0_3(eChipRev) (eChipRev >= GC_11_0_3_A0 && eChipRev < GC_11_UNKNOWN)
|
||||
|
||||
/*
|
||||
* ASIC chip ID
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue