USB patches for 4.12-rc1
Here is the big USB patchset for 4.12-rc1. Lots of good stuff here, after many many many attempts, the kernel finally has a working typeC interface, many thanks to the Heikki and Guenter and others who have taken the time to get this merged. It wasn't an easy path for them at all. There's also a staging driver that uses this new api, which is why it's coming in through this tree. Along with that, there's the usual huge number of changes for gadget drivers, xhci, and other stuff. Johan also finally refactored pretty much every driver that was looking at USB endpoints to do it in a common way, which will help prevent any "badly-formed" devices from causing problems in drivers. That too wasn't a simple task. All of these have been in linux-next for a while with no reported issues. Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org> -----BEGIN PGP SIGNATURE----- iG0EABECAC0WIQT0tgzFv3jCIUoxPcsxR9QN2y37KQUCWQvEIQ8cZ3JlZ0Brcm9h aC5jb20ACgkQMUfUDdst+yny4gCePCXxnrQdMWE+IMXf1H1hMubLkVkAn0ZWgQkq BspgO7ZmGb+9Fpf6YvNz =nwAu -----END PGP SIGNATURE----- Merge tag 'usb-4.12-rc1' of git://git.kernel.org/pub/scm/linux/kernel/git/gregkh/usb Pull USB updates from Greg KH: "Here is the big USB patchset for 4.12-rc1. Lots of good stuff here, after many many many attempts, the kernel finally has a working typeC interface, many thanks to Heikki and Guenter and others who have taken the time to get this merged. It wasn't an easy path for them at all. There's also a staging driver that uses this new api, which is why it's coming in through this tree. Along with that, there's the usual huge number of changes for gadget drivers, xhci, and other stuff. Johan also finally refactored pretty much every driver that was looking at USB endpoints to do it in a common way, which will help prevent any "badly-formed" devices from causing problems in drivers. That too wasn't a simple task. All of these have been in linux-next for a while with no reported issues" * tag 'usb-4.12-rc1' of git://git.kernel.org/pub/scm/linux/kernel/git/gregkh/usb: (263 commits) staging: typec: Fairchild FUSB302 Type-c chip driver staging: typec: Type-C Port Controller Interface driver (tcpci) staging: typec: USB Type-C Port Manager (tcpm) usb: host: xhci: remove #ifdef around PM functions usb: musb: don't mark of_dev_auxdata as initdata usb: misc: legousbtower: Fix buffers on stack USB: Revert "cdc-wdm: fix "out-of-sync" due to missing notifications" usb: Make sure usb/phy/of gets built-in USB: storage: e-mail update in drivers/usb/storage/unusual_devs.h usb: host: xhci: print correct command ring address usb: host: xhci: delete sp_dma_buffers for scratchpad usb: host: xhci: using correct specification chapter reference for DCBAAP xhci: switch to pci_alloc_irq_vectors usb: host: xhci-plat: set resume_quirk() for R-Car controllers usb: host: xhci-plat: add resume_quirk() usb: host: xhci-plat: enable clk in resume timing usb: host: plat: Enable xHCI plat runtime PM USB: serial: ftdi_sio: add device ID for Microsemi/Arrow SF2PLUS Dev Kit USB: serial: constify static arrays usb: fix some references for /proc/bus/usb ...
This commit is contained in:
commit
8f28472a73
230 changed files with 15574 additions and 3813 deletions
|
|
@ -12,36 +12,6 @@
|
|||
#ifndef _LINUX_MFD_SYSCON_PMU_EXYNOS5_H_
|
||||
#define _LINUX_MFD_SYSCON_PMU_EXYNOS5_H_
|
||||
|
||||
/* Exynos5 PMU register definitions */
|
||||
#define EXYNOS5_HDMI_PHY_CONTROL (0x700)
|
||||
#define EXYNOS5_USBDRD_PHY_CONTROL (0x704)
|
||||
|
||||
/* Exynos5250 specific register definitions */
|
||||
#define EXYNOS5_USBHOST_PHY_CONTROL (0x708)
|
||||
#define EXYNOS5_EFNAND_PHY_CONTROL (0x70c)
|
||||
#define EXYNOS5_MIPI_PHY0_CONTROL (0x710)
|
||||
#define EXYNOS5_MIPI_PHY1_CONTROL (0x714)
|
||||
#define EXYNOS5_ADC_PHY_CONTROL (0x718)
|
||||
#define EXYNOS5_MTCADC_PHY_CONTROL (0x71c)
|
||||
#define EXYNOS5_DPTX_PHY_CONTROL (0x720)
|
||||
#define EXYNOS5_SATA_PHY_CONTROL (0x724)
|
||||
|
||||
/* Exynos5420 specific register definitions */
|
||||
#define EXYNOS5420_USBDRD1_PHY_CONTROL (0x708)
|
||||
#define EXYNOS5420_USBHOST_PHY_CONTROL (0x70c)
|
||||
#define EXYNOS5420_MIPI_PHY0_CONTROL (0x714)
|
||||
#define EXYNOS5420_MIPI_PHY1_CONTROL (0x718)
|
||||
#define EXYNOS5420_MIPI_PHY2_CONTROL (0x71c)
|
||||
#define EXYNOS5420_ADC_PHY_CONTROL (0x720)
|
||||
#define EXYNOS5420_MTCADC_PHY_CONTROL (0x724)
|
||||
#define EXYNOS5420_DPTX_PHY_CONTROL (0x728)
|
||||
|
||||
/* Exynos5433 specific register definitions */
|
||||
#define EXYNOS5433_USBHOST30_PHY_CONTROL (0x728)
|
||||
#define EXYNOS5433_MIPI_PHY0_CONTROL (0x710)
|
||||
#define EXYNOS5433_MIPI_PHY1_CONTROL (0x714)
|
||||
#define EXYNOS5433_MIPI_PHY2_CONTROL (0x718)
|
||||
|
||||
#define EXYNOS5_PHY_ENABLE BIT(0)
|
||||
#define EXYNOS5_MIPI_PHY_S_RESETN BIT(1)
|
||||
#define EXYNOS5_MIPI_PHY_M_RESETN BIT(2)
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue