fastmatrix yaml fix
This commit is contained in:
AngeloGioacchino Del Regno
Jami Kettunen
parent
839d50f0a1
commit
4d7e1ead3b
3 changed files with 6131 additions and 2 deletions
|
|
@ -18,9 +18,18 @@ description: |
|
|||
a requirement to support full keyboard matrices on slow external GPIO I2C
|
||||
expanders, but also a great latency enhancement for faster GPIO controllers.
|
||||
|
||||
allOf:
|
||||
- $ref: input.yaml#
|
||||
|
||||
properties:
|
||||
compatible:
|
||||
const: gpio-fastmatrix-keyboard
|
||||
|
||||
label:
|
||||
description: Descriptive name of the key.
|
||||
|
||||
linux,keymap:
|
||||
$ref: '/schemas/types.yaml#/definitions/uint32-array'
|
||||
$ref: /schemas/types.yaml#/definitions/uint32-array
|
||||
description: |
|
||||
An array of packed 1-cell entries containing the equivalent of row,
|
||||
column and linux key-code as specified in dt-bindings/input/input.h
|
||||
|
|
@ -50,6 +59,10 @@ properties:
|
|||
type: boolean
|
||||
description: Keep direction of inactive columns as output
|
||||
|
||||
col-gpios:
|
||||
minItems: 2
|
||||
maxItems: 20
|
||||
|
||||
keypad,num-rows:
|
||||
$ref: /schemas/types.yaml#/definitions/uint32
|
||||
description: Number of row lines connected to the keypad controller.
|
||||
|
|
@ -58,6 +71,24 @@ properties:
|
|||
$ref: /schemas/types.yaml#/definitions/uint32
|
||||
description: Number of column lines connected to the keypad controller.
|
||||
|
||||
pinctrl-0:
|
||||
maxItems: 1
|
||||
|
||||
pinctrl-names:
|
||||
maxItems: 1
|
||||
|
||||
row-gpios:
|
||||
minItems: 2
|
||||
maxItems: 20
|
||||
|
||||
required:
|
||||
- compatible
|
||||
- row-gpios
|
||||
- col-gpios
|
||||
- linux,keymap
|
||||
- keypad,num-rows
|
||||
- keypad,num-columns
|
||||
|
||||
additionalProperties: true
|
||||
|
||||
examples:
|
||||
|
|
@ -67,7 +98,7 @@ examples:
|
|||
|
||||
gpio-keyboard {
|
||||
compatible = "gpio-fastmatrix-keyboard";
|
||||
label = "Keyboard over I2C Expander"
|
||||
label = "Keyboard over I2C Expander";
|
||||
row-gpios =
|
||||
<&gpioext0 0 (GPIO_ACTIVE_LOW | GPIO_OPEN_DRAIN)>,
|
||||
<&gpioext0 1 (GPIO_ACTIVE_LOW | GPIO_OPEN_DRAIN)>,
|
||||
|
|
|
|||
330
sound/soc/qcom/lpass-msm8998.c
Normal file
330
sound/soc/qcom/lpass-msm8998.c
Normal file
|
|
@ -0,0 +1,330 @@
|
|||
// SPDX-License-Identifier: GPL-2.0-only
|
||||
/*
|
||||
* Copyright (c) 2021 AngeloGioacchino Del Regno
|
||||
* <angelogioacchino.delregno@somainline.org>
|
||||
*
|
||||
* lpass-msm8998.c -- ALSA SoC platform-machine driver for QTi LPASS
|
||||
*/
|
||||
|
||||
#include <linux/clk.h>
|
||||
#include <linux/device.h>
|
||||
#include <linux/err.h>
|
||||
#include <linux/kernel.h>
|
||||
#include <linux/module.h>
|
||||
#include <linux/of.h>
|
||||
#include <linux/platform_device.h>
|
||||
#include <dt-bindings/sound/msm8998-lpass.h>
|
||||
#include <sound/pcm.h>
|
||||
#include <sound/soc.h>
|
||||
|
||||
#include "lpass-lpaif-reg.h"
|
||||
#include "lpass.h"
|
||||
|
||||
static struct snd_soc_dai_driver msm8998_lpass_cpu_dai_driver[] = {
|
||||
{
|
||||
.id = MI2S_PRIMARY,
|
||||
.name = "Primary MI2S",
|
||||
.playback = {
|
||||
.stream_name = "Primary Playback",
|
||||
.formats = SNDRV_PCM_FMTBIT_S16,
|
||||
.rates = SNDRV_PCM_RATE_48000,
|
||||
.rate_min = 48000,
|
||||
.rate_max = 48000,
|
||||
.channels_min = 2,
|
||||
.channels_max = 2,
|
||||
},
|
||||
.capture = {
|
||||
.stream_name = "Primary Capture",
|
||||
.formats = SNDRV_PCM_FMTBIT_S16 |
|
||||
SNDRV_PCM_FMTBIT_S32,
|
||||
.rates = SNDRV_PCM_RATE_48000,
|
||||
.rate_min = 48000,
|
||||
.rate_max = 48000,
|
||||
.channels_min = 2,
|
||||
.channels_max = 2,
|
||||
},
|
||||
.probe = &asoc_qcom_lpass_cpu_dai_probe,
|
||||
.ops = &asoc_qcom_lpass_cpu_dai_ops,
|
||||
}, {
|
||||
.id = MI2S_SECONDARY,
|
||||
.name = "Secondary MI2S",
|
||||
.playback = {
|
||||
.stream_name = "Secondary Playback",
|
||||
.formats = SNDRV_PCM_FMTBIT_S16,
|
||||
.rates = SNDRV_PCM_RATE_48000,
|
||||
.rate_min = 48000,
|
||||
.rate_max = 48000,
|
||||
.channels_min = 2,
|
||||
.channels_max = 2,
|
||||
},
|
||||
.probe = &asoc_qcom_lpass_cpu_dai_probe,
|
||||
.ops = &asoc_qcom_lpass_cpu_dai_ops,
|
||||
}, {
|
||||
.id = MI2S_TERTIARY,
|
||||
.name = "Tertiary MI2S",
|
||||
.playback = {
|
||||
.stream_name = "Tertiary Playback",
|
||||
.formats = SNDRV_PCM_FMTBIT_S16,
|
||||
.rates = SNDRV_PCM_RATE_48000,
|
||||
.rate_min = 48000,
|
||||
.rate_max = 48000,
|
||||
.channels_min = 2,
|
||||
.channels_max = 2,
|
||||
},
|
||||
.probe = &asoc_qcom_lpass_cpu_dai_probe,
|
||||
.ops = &asoc_qcom_lpass_cpu_dai_ops,
|
||||
}, {
|
||||
.id = MI2S_QUATERNARY,
|
||||
.name = "Quaternary MI2S",
|
||||
.playback = {
|
||||
.stream_name = "Quaternary Playback",
|
||||
.formats = SNDRV_PCM_FMTBIT_S16,
|
||||
.rates = SNDRV_PCM_RATE_48000,
|
||||
.rate_min = 48000,
|
||||
.rate_max = 48000,
|
||||
.channels_min = 2,
|
||||
.channels_max = 2,
|
||||
},
|
||||
.probe = &asoc_qcom_lpass_cpu_dai_probe,
|
||||
.ops = &asoc_qcom_lpass_cpu_dai_ops,
|
||||
}, {
|
||||
.id = LPASS_DP_RX,
|
||||
.name = "Hdmi",
|
||||
.playback = {
|
||||
.stream_name = "Hdmi Playback",
|
||||
.formats = SNDRV_PCM_FMTBIT_S24,
|
||||
.rates = SNDRV_PCM_RATE_48000,
|
||||
.rate_min = 48000,
|
||||
.rate_max = 48000,
|
||||
.channels_min = 2,
|
||||
.channels_max = 2,
|
||||
},
|
||||
.ops = &asoc_qcom_lpass_hdmi_dai_ops,
|
||||
},
|
||||
};
|
||||
|
||||
static int msm8998_lpass_alloc_dma_channel(struct lpass_data *drvdata,
|
||||
int direction, unsigned int dai_id)
|
||||
{
|
||||
struct lpass_variant *v = drvdata->variant;
|
||||
int chan = 0;
|
||||
|
||||
if (dai_id == LPASS_DP_RX) {
|
||||
if (direction == SNDRV_PCM_STREAM_PLAYBACK) {
|
||||
chan = find_first_zero_bit(&drvdata->hdmi_dma_ch_bit_map,
|
||||
v->hdmi_rdma_channels);
|
||||
|
||||
if (chan >= v->hdmi_rdma_channels)
|
||||
return -EBUSY;
|
||||
}
|
||||
set_bit(chan, &drvdata->hdmi_dma_ch_bit_map);
|
||||
} else {
|
||||
if (direction == SNDRV_PCM_STREAM_PLAYBACK) {
|
||||
chan = find_first_zero_bit(&drvdata->dma_ch_bit_map,
|
||||
v->rdma_channels);
|
||||
|
||||
if (chan >= v->rdma_channels)
|
||||
return -EBUSY;
|
||||
} else {
|
||||
chan = find_next_zero_bit(&drvdata->dma_ch_bit_map,
|
||||
v->wrdma_channel_start +
|
||||
v->wrdma_channels,
|
||||
v->wrdma_channel_start);
|
||||
|
||||
if (chan >= v->wrdma_channel_start + v->wrdma_channels)
|
||||
return -EBUSY;
|
||||
}
|
||||
|
||||
set_bit(chan, &drvdata->dma_ch_bit_map);
|
||||
}
|
||||
return chan;
|
||||
}
|
||||
|
||||
static int msm8998_lpass_free_dma_channel(struct lpass_data *drvdata, int chan, unsigned int dai_id)
|
||||
{
|
||||
if (dai_id == LPASS_DP_RX)
|
||||
clear_bit(chan, &drvdata->hdmi_dma_ch_bit_map);
|
||||
else
|
||||
clear_bit(chan, &drvdata->dma_ch_bit_map);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int msm8998_lpass_init(struct platform_device *pdev)
|
||||
{
|
||||
struct lpass_data *drvdata = platform_get_drvdata(pdev);
|
||||
struct lpass_variant *variant = drvdata->variant;
|
||||
struct device *dev = &pdev->dev;
|
||||
int ret, i;
|
||||
|
||||
drvdata->clks = devm_kcalloc(dev, variant->num_clks,
|
||||
sizeof(*drvdata->clks), GFP_KERNEL);
|
||||
drvdata->num_clks = variant->num_clks;
|
||||
|
||||
for (i = 0; i < drvdata->num_clks; i++)
|
||||
drvdata->clks[i].id = variant->clk_name[i];
|
||||
|
||||
ret = devm_clk_bulk_get(dev, drvdata->num_clks, drvdata->clks);
|
||||
if (ret) {
|
||||
dev_err(dev, "Failed to get clocks %d\n", ret);
|
||||
return ret;
|
||||
}
|
||||
|
||||
ret = clk_bulk_prepare_enable(drvdata->num_clks, drvdata->clks);
|
||||
if (ret) {
|
||||
dev_err(dev, "msm8998 clk_enable failed\n");
|
||||
return ret;
|
||||
}
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int msm8998_lpass_exit(struct platform_device *pdev)
|
||||
{
|
||||
struct lpass_data *drvdata = platform_get_drvdata(pdev);
|
||||
|
||||
clk_bulk_disable_unprepare(drvdata->num_clks, drvdata->clks);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static struct lpass_variant msm8998_data = {
|
||||
.i2sctrl_reg_base = 0x1000,
|
||||
.i2sctrl_reg_stride = 0x1000,
|
||||
.i2s_ports = 3,
|
||||
.irq_reg_base = 0xa000,
|
||||
.irq_reg_stride = 0x1000,
|
||||
.irq_ports = 3,
|
||||
.rdma_reg_base = 0xD000,
|
||||
.rdma_reg_stride = 0x1000,
|
||||
.rdma_channels = 5,
|
||||
.hdmi_rdma_reg_base = 0x3000,
|
||||
.hdmi_rdma_reg_stride = 0x1000,
|
||||
.hdmi_rdma_channels = 4,
|
||||
.dmactl_audif_start = 1, /* what's that?? */
|
||||
.wrdma_reg_base = 0x13000,
|
||||
.wrdma_reg_stride = 0x1000,
|
||||
.wrdma_channel_start = 5, /* ?? what's that ?? */
|
||||
.wrdma_channels = 4,
|
||||
|
||||
.loopback = REG_FIELD_ID(0x1000, 15, 15, 4, 0x1000),
|
||||
.spken = REG_FIELD_ID(0x1000, 14, 14, 4, 0x1000),
|
||||
.spkmode = REG_FIELD_ID(0x1000, 10, 13, 4, 0x1000),
|
||||
.spkmono = REG_FIELD_ID(0x1000, 9, 9, 4, 0x1000),
|
||||
.micen = REG_FIELD_ID(0x1000, 8, 8, 4, 0x1000),
|
||||
.micmode = REG_FIELD_ID(0x1000, 4, 7, 4, 0x1000),
|
||||
.micmono = REG_FIELD_ID(0x1000, 3, 3, 4, 0x1000),
|
||||
.wssrc = REG_FIELD_ID(0x1000, 2, 2, 4, 0x1000),
|
||||
.bitwidth = REG_FIELD_ID(0x1000, 0, 1, 4, 0x1000),
|
||||
|
||||
.rdma_dyncclk = REG_FIELD_ID(0xD000, 14, 14, 4, 0x1000),
|
||||
.rdma_bursten = REG_FIELD_ID(0xD000, 13, 13, 4, 0x1000),
|
||||
.rdma_wpscnt = REG_FIELD_ID(0xD000, 10, 12, 4, 0x1000),
|
||||
.rdma_intf = REG_FIELD_ID(0xD000, 6, 9, 4, 0x1000),
|
||||
.rdma_fifowm = REG_FIELD_ID(0xD000, 1, 5, 4, 0x1000),
|
||||
.rdma_enable = REG_FIELD_ID(0xD000, 0, 0, 4, 0x1000),
|
||||
|
||||
.wrdma_dyncclk = REG_FIELD_ID(0x13000, 12, 12, 3, 0x1000),
|
||||
.wrdma_bursten = REG_FIELD_ID(0x13000, 11, 11, 3, 0x1000),
|
||||
.wrdma_wpscnt = REG_FIELD_ID(0x13000, 8, 10, 3, 0x1000),
|
||||
.wrdma_intf = REG_FIELD_ID(0x13000, 4, 7, 3, 0x1000),
|
||||
.wrdma_fifowm = REG_FIELD_ID(0x13000, 1, 3, 3, 0x1000),
|
||||
.wrdma_enable = REG_FIELD_ID(0x13000, 0, 0, 3, 0x1000),
|
||||
|
||||
.hdmi_tx_ctl_addr = 0x1000,
|
||||
.hdmi_legacy_addr = 0x1008,
|
||||
.hdmi_vbit_addr = 0xc0,
|
||||
.hdmi_ch_lsb_addr = 0x48,
|
||||
.hdmi_ch_msb_addr = 0x4c,
|
||||
.ch_stride = 0x8,
|
||||
.hdmi_parity_addr = 0x34,
|
||||
.hdmi_dmactl_addr = 0x38,
|
||||
.hdmi_dma_stride = 0x4,
|
||||
.hdmi_DP_addr = 0xc8,
|
||||
.hdmi_sstream_addr = 0x1c,
|
||||
.hdmi_irq_reg_base = 0x63000,
|
||||
.hdmi_irq_ports = 1,
|
||||
|
||||
.hdmi_rdma_dyncclk = REG_FIELD_ID(0x3000, 14, 14, 3, 0x1000),
|
||||
.hdmi_rdma_bursten = REG_FIELD_ID(0x3000, 13, 13, 3, 0x1000),
|
||||
.hdmi_rdma_burst8 = REG_FIELD_ID(0x3000, 15, 15, 3, 0x1000),
|
||||
.hdmi_rdma_burst16 = REG_FIELD_ID(0x3000, 16, 16, 3, 0x1000),
|
||||
.hdmi_rdma_dynburst = REG_FIELD_ID(0x3000, 18, 18, 3, 0x1000),
|
||||
.hdmi_rdma_wpscnt = REG_FIELD_ID(0x3000, 10, 12, 3, 0x1000),
|
||||
.hdmi_rdma_fifowm = REG_FIELD_ID(0x3000, 1, 5, 3, 0x1000),
|
||||
.hdmi_rdma_enable = REG_FIELD_ID(0x3000, 0, 0, 3, 0x1000),
|
||||
|
||||
.sstream_en = REG_FIELD(0x1c, 0, 0),
|
||||
.dma_sel = REG_FIELD(0x1c, 1, 2),
|
||||
.auto_bbit_en = REG_FIELD(0x1c, 3, 3),
|
||||
.layout = REG_FIELD(0x1c, 4, 4),
|
||||
.layout_sp = REG_FIELD(0x1c, 5, 8),
|
||||
.set_sp_on_en = REG_FIELD(0x1c, 10, 10),
|
||||
.dp_audio = REG_FIELD(0x1c, 11, 11),
|
||||
.dp_staffing_en = REG_FIELD(0x1c, 12, 12),
|
||||
.dp_sp_b_hw_en = REG_FIELD(0x1c, 13, 13),
|
||||
|
||||
.mute = REG_FIELD(0xc8, 0, 0),
|
||||
.as_sdp_cc = REG_FIELD(0xc8, 1, 3),
|
||||
.as_sdp_ct = REG_FIELD(0xc8, 4, 7),
|
||||
.aif_db4 = REG_FIELD(0xc8, 8, 15),
|
||||
|
||||
.soft_reset = REG_FIELD(0x1000, 31, 31),
|
||||
.force_reset = REG_FIELD(0x1000, 30, 30),
|
||||
|
||||
.use_hw_chs = REG_FIELD(0x38, 0, 0),
|
||||
.use_hw_usr = REG_FIELD(0x38, 1, 1),
|
||||
.hw_chs_sel = REG_FIELD(0x38, 2, 4),
|
||||
.hw_usr_sel = REG_FIELD(0x38, 5, 6),
|
||||
|
||||
.replace_vbit = REG_FIELD(0xc0, 0, 0),
|
||||
.vbit_stream = REG_FIELD(0xc0, 1, 1),
|
||||
|
||||
.legacy_en = REG_FIELD(0x1008, 0, 0),
|
||||
.calc_en = REG_FIELD(0x34, 0, 0),
|
||||
.lsb_bits = REG_FIELD(0x48, 0, 31),
|
||||
.msb_bits = REG_FIELD(0x4c, 0, 16),
|
||||
|
||||
|
||||
.clk_name = (const char*[]) {
|
||||
"pcnoc-sway-clk",
|
||||
"audio-core",
|
||||
"pcnoc-mport-clk",
|
||||
},
|
||||
.num_clks = 3,
|
||||
.dai_driver = msm8998_lpass_cpu_dai_driver,
|
||||
.num_dai = ARRAY_SIZE(msm8998_lpass_cpu_dai_driver),
|
||||
.dai_osr_clk_names = (const char *[]) {
|
||||
"mclk0",
|
||||
"null",
|
||||
},
|
||||
.dai_bit_clk_names = (const char *[]) {
|
||||
"mi2s-bit-clk0",
|
||||
"mi2s-bit-clk1",
|
||||
},
|
||||
.init = msm8998_lpass_init,
|
||||
.exit = msm8998_lpass_exit,
|
||||
.alloc_dma_channel = msm8998_lpass_alloc_dma_channel,
|
||||
.free_dma_channel = msm8998_lpass_free_dma_channel,
|
||||
};
|
||||
|
||||
static const struct of_device_id msm8998_lpass_cpu_device_id[] __maybe_unused = {
|
||||
{.compatible = "qcom,msm8998-lpass-cpu", .data = &msm8998_data},
|
||||
{}
|
||||
};
|
||||
MODULE_DEVICE_TABLE(of, msm8998_lpass_cpu_device_id);
|
||||
|
||||
static struct platform_driver msm8998_lpass_cpu_platform_driver = {
|
||||
.driver = {
|
||||
.name = "msm8998-lpass-cpu",
|
||||
.of_match_table = of_match_ptr(msm8998_lpass_cpu_device_id),
|
||||
},
|
||||
.probe = asoc_qcom_lpass_cpu_platform_probe,
|
||||
.remove = asoc_qcom_lpass_cpu_platform_remove,
|
||||
.shutdown = asoc_qcom_lpass_cpu_platform_shutdown,
|
||||
};
|
||||
|
||||
module_platform_driver(msm8998_lpass_cpu_platform_driver);
|
||||
|
||||
MODULE_DESCRIPTION("msm8998 LPASS CPU DRIVER");
|
||||
MODULE_LICENSE("GPL v2");
|
||||
Loading…
Add table
Add a link
Reference in a new issue