linux-xiaomi-chiron/arch/powerpc/sysdev/xics/Makefile

subdir-ccflags-$(CONFIG_PPC_WERROR) := -Werror

obj-y				+= xics-common.o
obj-$(CONFIG_PPC_ICP_NATIVE)	+= icp-native.o
obj-$(CONFIG_PPC_ICP_HV)	+= icp-hv.o
obj-$(CONFIG_PPC_ICS_RTAS)	+= ics-rtas.o
obj-$(CONFIG_PPC_POWERNV)	+= ics-opal.o
powerpc/xics: Rewrite XICS driver This is a significant rework of the XICS driver, too significant to conveniently break it up into a series of smaller patches to be honest. The driver is moved to a more generic location to allow new platforms to use it, and is broken up into separate ICP and ICS "backends". For now we have the native and "hypervisor" ICP backends and one common RTAS ICS backend. The driver supports one ICP backend instanciation, and many ICS ones, in order to accomodate future platforms with multiple possibly different interrupt "sources" mechanisms. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org> 2011-04-04 13:46:58 +10:00			`subdir-ccflags-$(CONFIG_PPC_WERROR) := -Werror`

			`obj-y += xics-common.o`
			`obj-$(CONFIG_PPC_ICP_NATIVE) += icp-native.o`
			`obj-$(CONFIG_PPC_ICP_HV) += icp-hv.o`
			`obj-$(CONFIG_PPC_ICS_RTAS) += ics-rtas.o`
powerpc/powernv: Add OPAL ICS backend OPAL handles HW access to the various ICS or equivalent chips for us (with the exception of p5ioc2 based HEA which uses a different backend) similarily to what RTAS does on pSeries. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org> 2011-09-19 17:45:02 +00:00			`obj-$(CONFIG_PPC_POWERNV) += ics-opal.o`